ASIC Digital Design Engr, Staff
Hyderabad, Telangana India
Apply Now
Category: Engineering
Hire Type: Employee
Job ID 48261BR Date posted 01/24/2024
ASIC Digital Design Engineer, Design Lead
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Our Silicon IP Subsystems business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
ASIC Digital Design/Verification Engineer, Senior
Here we go, look for more information on Interface IP Subsystems @ https://www.synopsys.com/designware-ip/ip-subsystems.html
We’re looking for Senior ASIC Digital Design Engineer to join Synopsys Solutions Group, Digital IP Subsystems Team.
Come and be part of a collaborative team environment that innovates and develops the latest DesignWare IP Subsystem solutions that enable the way the world designs. Join the Synopsys Subsystems Team !
Based in our offices in Bangalore/Hyderabad, India, you will be a senior member of the Synopsys Solutions Group Subsystems team, which is developing high performance Digital Interface IP Subsystem solutions for DDR, PCIe, Ethernet, UFS, USB and other interface protocols.
In this role,
--- Knowledge of one or more of protocols AMBA (APB, AXI, CHI), DDR/PCIe/Ethernet/USB/UFSand other interface protocols.
--- Programming skills such as System Verilog, TCL, Perl or Python.
--- The ability to work independently, precisely and to drive innovation
--- The ability to extract detailed requirements from high-level specification
--- Good communication skills.
Lead Design Engineer position will require you to:
-- Understand the requirements and Architect the Subsystems based on the requirements.
-- Integrate the RTL and drive the Design tasks to complete the Subsystem
-- Sign-off on the front-end implementation flows like Synthesis timing closure using DC/Fusion Compiler, SpyGlass CDC/RDC checks, Low Power Architecture, Formality and others.
-- Be part, and, lead the Verification closure by interacting with the Verification teams
-- Drive the life-cycle of the Subsystems through various phases, from requirements to delivery.
Key Qualifications for Design Engineers:
--- Hands-on/Lead experience on Subsystems/SOC Design, Architecture and Implementation.
--- Experience with Verilog/System Verilog coding and simulation tools.
--- Experience of implementation flows, namely: synthesis flow, lint, CDC, low power and others
Please get in touch with us. Looking forward to talk to you !!
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Apply Now
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Our Silicon IP Subsystems business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
ASIC Digital Design/Verification Engineer, Senior
Here we go, look for more information on Interface IP Subsystems @ https://www.synopsys.com/designware-ip/ip-subsystems.html
We’re looking for Senior ASIC Digital Design Engineer to join Synopsys Solutions Group, Digital IP Subsystems Team.
Come and be part of a collaborative team environment that innovates and develops the latest DesignWare IP Subsystem solutions that enable the way the world designs. Join the Synopsys Subsystems Team !
Based in our offices in Bangalore/Hyderabad, India, you will be a senior member of the Synopsys Solutions Group Subsystems team, which is developing high performance Digital Interface IP Subsystem solutions for DDR, PCIe, Ethernet, UFS, USB and other interface protocols.
In this role,
- As aLead Design Engineer, you will be responsible for RTL Design, Architecting & Integrating the Subsystems, signing off on the front-end implementation flows, Work with Design and Verification teams driving the life-cycle of the Subsystems from requirement to release phases.
--- Knowledge of one or more of protocols AMBA (APB, AXI, CHI), DDR/PCIe/Ethernet/USB/UFSand other interface protocols.
--- Programming skills such as System Verilog, TCL, Perl or Python.
--- The ability to work independently, precisely and to drive innovation
--- The ability to extract detailed requirements from high-level specification
--- Good communication skills.
Lead Design Engineer position will require you to:
-- Understand the requirements and Architect the Subsystems based on the requirements.
-- Integrate the RTL and drive the Design tasks to complete the Subsystem
-- Sign-off on the front-end implementation flows like Synthesis timing closure using DC/Fusion Compiler, SpyGlass CDC/RDC checks, Low Power Architecture, Formality and others.
-- Be part, and, lead the Verification closure by interacting with the Verification teams
-- Drive the life-cycle of the Subsystems through various phases, from requirements to delivery.
Key Qualifications for Design Engineers:
--- Hands-on/Lead experience on Subsystems/SOC Design, Architecture and Implementation.
--- Experience with Verilog/System Verilog coding and simulation tools.
--- Experience of implementation flows, namely: synthesis flow, lint, CDC, low power and others
Please get in touch with us. Looking forward to talk to you !!
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Relevant Jobs
-
Analog/Mixed-Signal Layout Project Engineer
Belgium, Leuven, Belgium, Copenhagen, Denmark, Denmark, Finland, Oulu, Finland, Tampere, Finland, Tremblay-en-France, France, Grenoble, France, Hyères, France, Montbonnot-Saint-Martin, France, Montpellier, France, Paris, France, Rungis, France, Sophia Antipolis, France, Wissous, France, Aachen, Germany, Berlin, Germany, Erfurt, Germany, Germany, Munich, Germany, Paderborn, Germany, Stuttgart, Germany, Belfast, United Kingdom, Bristol, United Kingdom, Edinburgh, United Kingdom, Exeter, United Kingdom, Glasgow, United Kingdom, United Kingdom, Hatfield, United Kingdom, London, United Kingdom, Plymouth, United Kingdom, Theale, United Kingdom, Dublin, Ireland, Ireland, Italy, Eindhoven, Netherlands, Nederland, Netherlands, Lisbon, Portugal, Porto, Portugal, Campo Pequeno, Lisbon, Portugal, Portugal, Lund, Sweden, Solna, Sweden, Sweden
Engineering
-
SoC /ASIC / IP Applications Engineer
Austin, Texas
Engineering
-
Senior Application Engineer
Lisbon, Portugal
Engineering
Available Opportunities
Find the open role that’s right for you.
-
Analog/Mixed-Signal Layout Project Engineer
Belgium, Leuven, Belgium, Copenhagen, Denmark, Denmark, Finland, Oulu, Finland, Tampere, Finland, Tremblay-en-France, France, Grenoble, France, Hyères, France, Montbonnot-Saint-Martin, France, Montpellier, France, Paris, France, Rungis, France, Sophia Antipolis, France, Wissous, France, Aachen, Germany, Berlin, Germany, Erfurt, Germany, Germany, Munich, Germany, Paderborn, Germany, Stuttgart, Germany, Belfast, United Kingdom, Bristol, United Kingdom, Edinburgh, United Kingdom, Exeter, United Kingdom, Glasgow, United Kingdom, United Kingdom, Hatfield, United Kingdom, London, United Kingdom, Plymouth, United Kingdom, Theale, United Kingdom, Dublin, Ireland, Ireland, Italy, Eindhoven, Netherlands, Nederland, Netherlands, Lisbon, Portugal, Porto, Portugal, Campo Pequeno, Lisbon, Portugal, Portugal, Lund, Sweden, Solna, Sweden, Sweden
Engineering
-
SoC /ASIC / IP Applications Engineer
Austin, Texas
Engineering
-
Senior Application Engineer
Lisbon, Portugal
Engineering
-
Intern (Technical-Engineering)
Poland
Interns/Temp
View all job opportunities here
View all job opportunities here