Skip to main content
Link to Home Page Link to Search Page
Search

Applications Engineering, Sr Staff Engineer

pin icon Beijing, Beijing Municipality, China
Shanghai, Shanghai Municipality, China Apply Now
Category: Engineering Hire Type: Employee
Job ID 48884BR Date posted 03/15/2024
Job Description
We’re looking for High Speed Serdes PHY Application Engineer to join the team.

This role involves whole SOC design flow from architecture, high speed Interface IP(IIP) integration, synthesis, design for test(DFT), low power design(UPF), CDC/RDC check, static timing analysis(STA), silicon test plan, silicon bring-up and mass production silicon debug. Additionally, you’d:
  • Work close with customer to understand new request or customization feature from customer’s PRD/MRD
  • Provide integration training to customers and conduct reviews on their major SoC milestones
  • Provide feedback to Synopsys R&D for customization feature or continuous IIP product improvements
  • Participate in IIP design reviews to align development with future customer needs
  • Creativity and Innovation is highly inspired: such as developing small tools to simplify daily job or improve efficiency; authoring application notes for gate-level simulation, silicon debug and physical implementation.
Key qualifications:
  • Bachelor’s and/or master’s degree in electrical and/or Electronic Engineering, Computer Engineering or Computer Science
  • Minimum 3 years of IP and/or ASIC Design/Verification/Applications experience is required
  • Hands-on experience on RTL coding in Verilog, simulation, synthesis, static timing check, equivalence check, etc.
  • Domain knowledge PCI Express, CXL, Ethernet protocols
  • Creative, results oriented with the ability to manage multiple tasks concurrently.
  • Good verbal and written communication skills in English and ability to interact with customer
  • High degree of self-motivation and personal responsibility
  • Good inference, reasoning and problem-solving skills, and attention to details
Preferred Experience:
  • Synthesis, CDC, RDC, Lint, DFT, STA
  • ASIC/SoC tape-out from concept to full production.
  • Scripting languages (Tcl, Perl, Python, Excel VBA, etc.)
  • Silicon debug and FPGA/hardware troubleshooting skills
  • Package, PCB design, SI/PI knowledge will be a plus
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Apply Now

Relevant Jobs

Synopsys Hiring Process 1. Apply. As an applicant, your resume, skills, and experience are being reviewed for consideration. 2. Phone screen. Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you and share more about the role. 3. Interview. You will be invited to meet with the hiring team to measure your qualifications for the role. Our interviews are held either in person or via zoom. 4. Offer. Congratulations! You have been selected as a finalist; your recruiter will reach out to propose your offer details. A written offer will soon follow. 5. Onboarding. You will be invited to complete new hire documents to ensure you are set-up and prepared for your first day. 6. Welcome. Your hiring manager, team, and an assigned buddy will help you get acclimated. Over the next few weeks, you will receive communications and engagement invitations that will help ramp you up for your future at synopsys

Available Opportunities

Find the open role that’s right for you.

View all job opportunities here

View all job opportunities here

View More Jobs