Skip to main content

ASIC Digital Design, Staff Engineer

pin icon Bengaluru, Karnataka, India Apply Now
Category: Engineering Hire Type: Employee
Job ID 49679BR Date posted 04/15/2024
Job Responsibilities -
  • Understand Standard Specifications/ the functional specifications/ feature enhancements for the product and create micro-architecture and detailed design for some of the components of the Test Environment for the DesignWare family of synthesizable cores in protocol areas such as Ethernet/DSC/AMBA (AMBA2, AXI, CHI)/ SD/eMMC/DDR/PCIe/ USB/ MIPI
  • Be an individual contributor in the Verification Tasks – Architect testbenches, coding of TE, debug, verification coverage improvement, etc.
  • Will contribute to technical review of TE Code of medium complexity.
  • Will contribute to technical process and quality improvement to achieve high quality deliveries
  • Will be expected to Solve complex/ abstract problems
  • The candidate should be able to analyze the coverage metrics and improve them with definition of additional test cases in CRV environment.
  • The candidate will work in a project and team oriented environment with teams spread across multiple sites, worldwide.
  • May need to take the role of technical lead for a few of the components of the Test Environment and achieve high quality verification with a small team of verification engineers.
  • The role offers ample scope to mentor junior engineers and interns and to enhance ones’ leadership skills.
Key Qualifications and Experience
Must have BSEE/ MSEE in EE with 4 to 15 years of relevant experience in the following areas:
  • Verification of IP Cores or SoC Designs for Set Top Boxes, Mobile handsets, Smart Devices, etc.
  • Knowledge of one or more of protocols: Ethernet/AMBA (AMBA2, AXI, CHI)/ SD/eMMC/USB/ DDR/PCIe MIPI/DSC. Knowledge of Ethernet protocol will be plus.
  • Hands on experience with creating detailed design of components of Test Environment from Functional Specifications/ Test Environment Specifications. The TE must have used methodologies such as UVM, OVM
  • Test Planning, Coverage Planning, Assertion Planning
  • Hands on experience with System Verilog coding and Simulation tools; Deep Knowledge of OOPs Concepts
  • Experience with Perforce or similar revision control environment
  • Knowledge of Perl/Shell scripts.
  • Exposure to quality processes in the context of IP design and verification is an added advantage
  • In addition, the candidate should have good communication skills, will be a team player and will have good problem solving skills.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, colour, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Apply Now

Relevant Jobs

Synopsys Hiring Process 1. Apply. As an applicant, your resume, skills, and experience are being reviewed for consideration. 2. Phone screen. Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you and share more about the role. 3. Interview. You will be invited to meet with the hiring team to measure your qualifications for the role. Our interviews are held either in person or via zoom. 4. Offer. Congratulations! You have been selected as a finalist; your recruiter will reach out to propose your offer details. A written offer will soon follow. 5. Onboarding. You will be invited to complete new hire documents to ensure you are set-up and prepared for your first day. 6. Welcome. Your hiring manager, team, and an assigned buddy will help you get acclimated. Over the next few weeks, you will receive communications and engagement invitations that will help ramp you up for your future at synopsys

Available Opportunities

Find the open role that’s right for you.

View all job opportunities here

View all job opportunities here