Skip to main content
Link to Home Page Link to Search Page
Search

ASIC Digital Design Verification, Sr Staff Engineer

pin icon Delhi, National Capital Territory of Delhi, India
Noida, Uttar Pradesh, India Apply Now
Category: Engineering Hire Type: Employee
Job ID 50226BR Date posted 06/12/2024

The candidate will be part of the R&D in Solutions Group in India. The position offers learning and growth opportunities.
This is a Technical Individual Contributor role and offers challenges to work in a multi-site environment on technically challenging IP Cores in a role that will include IP Design Verification using UVM based environment methodology.

Job Description:
The candidate will be part of the Synopsys CXL IP Design verification R&D team at Synopsys. You will own UVM based verification environment, which handles multiple features of IP, test plan creation, test case writing, random constraint creation, coverage closure, SVA and Release. As part of the work, you will closely work with lead and be part of a global team of experienced engineers.

Technical Expertise Needed:
  • BS or MS degree in Computer Science, Electrical or Electronics Engineering, or Related Field with 12+ years of experience in the following areas:
  • Own UVM based testbench environment and developed UVM testbench architecture, Testplan and SVA for an IP.
  • Knowledge of one or more of protocols/standards: PCIe, CXL, UCIe, AMBA (AXI,APB,AHB) etc
  • Good knowledge of System Verilog.
  • Hands-on experience with coverage closure and writing SVA for IP/SOC.
  • Good simulation debugging skills.
  • Experience with Perforce or similar revision control environment.
  • Experience with Python/TCL or any scripting knowledge is an added advantage.

Job Responsibilities include -
  • Understand Standard Specifications, create testplan for the product and create UVM based testbench architecture. Propose and enhance the UVM architecture with unique idea for verification.
  • Be single point of contact with hands-on experience on all verification tasks – Testbench Creation – Testplan creation – Coverage closure – SVA – Release
  • Perform peer review of testbench code for continuous quality.
  • Own simulation debugs using DVE/Verdi, interact with Design Team and aid in debug and Verification closure.
  • The candidate will work in a project and team-oriented environment with teams spread across multiple sites, worldwide.
  • Lead team of engineers to perform various verification activities on IPs/Subsystems.
  • Anticipate problems and risks and work towards a resolution and risk mitigation plan.
  • Assist and mentor the team in day-to-day activities and grow the capabilities of verification team for future assignments.
  • Review various results and reports to provide continuous feedback to the team and improve quality of deliverables.
  • Report status to management and provide suggestions to resolve any issues that may impact execution.
  • The candidate must have excellent oratory and written communication skills in English, should be a team player and possess good problem-solving skills and show high levels of initiative.

This position requires prior industry experience and is not open for college fresh grads.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, colour, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.


Apply Now

Relevant Jobs

Synopsys Hiring Process 1. Apply. As an applicant, your resume, skills, and experience are being reviewed for consideration. 2. Phone screen. Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you and share more about the role. 3. Interview. You will be invited to meet with the hiring team to measure your qualifications for the role. Our interviews are held either in person or via zoom. 4. Offer. Congratulations! You have been selected as a finalist; your recruiter will reach out to propose your offer details. A written offer will soon follow. 5. Onboarding. You will be invited to complete new hire documents to ensure you are set-up and prepared for your first day. 6. Welcome. Your hiring manager, team, and an assigned buddy will help you get acclimated. Over the next few weeks, you will receive communications and engagement invitations that will help ramp you up for your future at synopsys

Available Opportunities

Find the open role that’s right for you.

View all job opportunities here

View all job opportunities here

View More Jobs