Applications Engineering, Staff Engineer
Gyeonggi-do, South Korea Apply Now
Category: Engineering
Hire Type: Employee
Job ID 50444BR Date posted 05/23/2024
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
DDR Applications Engineer, Staff Engineer
This position requires a highly motivated and experienced engineer to work with Synopsys’ customers on integrating leading edge Interface IP (IIP) into their ASIC SoC/systems for next generation products utilizing our DDR/LPDDR4/4x/5/6 and HBM2/2e/3. The position offers opportunities to work on Synopsys IIP and the latest industry specifications/applications on various hot market segments. The position will provide IIP integration guidance to customers throughout their SoC flow to resolve technical challenges, perform integration reviews at key milestones and support silicon/system bring-up. Some travel may be required
Key Qualifications
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Apply Now
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
DDR Applications Engineer, Staff Engineer
This position requires a highly motivated and experienced engineer to work with Synopsys’ customers on integrating leading edge Interface IP (IIP) into their ASIC SoC/systems for next generation products utilizing our DDR/LPDDR4/4x/5/6 and HBM2/2e/3. The position offers opportunities to work on Synopsys IIP and the latest industry specifications/applications on various hot market segments. The position will provide IIP integration guidance to customers throughout their SoC flow to resolve technical challenges, perform integration reviews at key milestones and support silicon/system bring-up. Some travel may be required
Key Qualifications
- This position typically requires 5 to 7 years of related design or customer experience, but we may also consider candidates with less experience with the right academic background.
- ASIC design experience with Simulation/Verification and RTL Synthesis.
- Experience in one or multiple steps on IP design or integration flow of ASIC / SoC design (such as simulation/verification, RTL synthesis, floor planning, physical design, timing closure, etc.) or silicon bring-up/characterization in a system environment.
- Technical knowledge with any Interface IP such as PCIe, USB, MIPI, HBM DDR, LPDDR Protocols, Specification, Design, Verification, and Implementation.
- Excellent organization skills, communication skills and ability to interact with customers
- Proven track record in meeting tight schedules and handling multiple projects concurrently
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Relevant Jobs
- RTL Design and Signoff Engineer, Sr Staff Engineer Noida, India Engineering
- Sr. Staff Design Methodology Engineer Mississauga, Canada Engineering
- Analog Design Engineer, Staff Porto, Portugal Engineering
Available Opportunities
- RTL Design and Signoff Engineer, Sr Staff Engineer Noida, India Engineering
- Sr. Staff Design Methodology Engineer Mississauga, Canada Engineering
- Analog Design Engineer, Staff Porto, Portugal Engineering
- Interface IP Signal and Power Integrity Engineer Wuhan, China Engineering
View all job opportunities here
View all job opportunities here