Project/Program Manager – Silicon Design Engineering
CanadaKanata, Ontario
Markham, Ontario
Mississauga, Ontario
Nepean, Ontario
Ottawa, Ontario Canada Apply Now
Category: General Management
Hire Type: Employee
Job ID 49416BR Date posted 04/02/2024
We’re looking for a program manager to join the DDR/HBM PHY development team.
Does this sound like a good role for you?
In this position, you will be part of a team that creates the next-generation DDR and HBM PHYs in the Synopsys IP portfolio. The job entails planning and managing projects, particularly around the initial planning and customer engagement part of the development cycle. You will coordinate plans with design leads, secure resources for projects, and work with lead customers to address critical needs and coordinate responses. You will leverage your background in silicon design project management to enable the Synopsys design teams to create leading-edge products. You will join a supportive, multi-site engineering team engaged in these activities across Synopsys’ memory PHY IP products.
Job Responsibilities:
Key Qualifications and Experience:
Apply Now
Does this sound like a good role for you?
In this position, you will be part of a team that creates the next-generation DDR and HBM PHYs in the Synopsys IP portfolio. The job entails planning and managing projects, particularly around the initial planning and customer engagement part of the development cycle. You will coordinate plans with design leads, secure resources for projects, and work with lead customers to address critical needs and coordinate responses. You will leverage your background in silicon design project management to enable the Synopsys design teams to create leading-edge products. You will join a supportive, multi-site engineering team engaged in these activities across Synopsys’ memory PHY IP products.
Job Responsibilities:
- Maintain plans for ongoing projects and products
- Assess potential projects and products to determine resourcing requirements, timelines, and other needs
- Strategize ways to structure projects to meet customer requirements
- Report status of ongoing projects at the executive level
- Coordinate customer development with R&D design team leads, managing action items and responses
- Review customer communication for coherency and appropriateness
- Review customer contracts for consistency with project quoting and planning
- Coordinate responses to customers for ongoing project updates
- Manage responses to critical customers during silicon bring-up
- Document processes, procedures, and organizational functions
- Interact and communicate with design teams performing digital design and verification, analog circuit design and verification, and custom layout design for all planning and tracking aspects
- Interact with other project managers to solve design execution issues
Key Qualifications and Experience:
- Possesses a bachelor’s degree in business project management with a strong technical focus on silicon design engineering or a silicon design engineering degree with experience in project management
- Possesses industry experience through 3-5 years of engagement in this field
- Understands digital and custom mixed-signal design flows
- Able to organize complex information into coherent, well-documented plans
- Able to strategize and evaluate multiple scenarios
- Possesses strong communication skills for strategic planning, status reporting, and other executive-level interactions
- Able to work in a multi-site team environment to communicate ideas, understand problems, and seek solutions
- Able to work autonomously with high-level guidance
Relevant Jobs
- Intern Taiwan Minsucun, Taiwan Interns/Temp
- Staff, R&D Engineering Bengaluru, India Engineering
- Senior SoC Engineer South Korea Engineering
Available Opportunities
- Intern Taiwan Minsucun, Taiwan Interns/Temp
- Staff, R&D Engineering Bengaluru, India Engineering
- Senior SoC Engineer South Korea Engineering
- Applications Engineering, Staff Engineer South Korea Engineering
View all job opportunities here
View all job opportunities here