ASIC Digital Design Engineer
![pin icon](https://tbcdn.talentbrew.com/company/44408/gst_v1/img/icon-map-purple.png)
Job Description:
The selected candidate will be an independent contributor plus mentorship of Synopsys DesignWare Processor team involving in development of leading edge DesignWare processor IP products such as HPC processors, NN accelerators, vision processors, as well as energy-efficient processors.
The responsibility is to take ownership and accountability on quality of delivery for one or more blocks of design and/or verification functions, or the entire pre-design performance analysis function within a product development effort. This may include but not limited to authorship of plans and specs for owned functions, guiding, coaching, and tracking others for appropriate execution with necessary technical works, as well as escalation of overall team competences. The technical works could be applied to architecture, micro-architecture, performance analysis, logic design, verification and validation operations, as well as related engineering flows or environments and necessary signoff delivery processes. Depending on individual’s capability and career development, the works may include but not limited to investigation, creation, implementation, analysis, debugging, and optimization in said areas. In addition, the candidate would have great opportunities to collaborate with cross-team or cross-site colleagues on various technical matters such as algorithms, methodologies, quality of delivery, SoC prototyping, system bring-up, or any other engineering works that are required for overall business operations.
Job Requirements:
Master degree in EE or CS related engineering major is required as a minimum from reputed colleges
Minimum 4 to 9 years of experience in related digital frontend design or verification for IP business
Comprehensive knowledge in microprocessor architecture, memory architecture, and system architecture
In-depth hands-on experiences in architecture, micro-architecture and RTL design, or functional and performance modeling, performance profiling, performance benchmarking, or simulation verification based on UVM with co-simulation, functional formal, functional coverage, regression flows/environments and respective debugging activities, plus authorship of technical specs
Programming skills: SystemVerilog, SystemVerilog Assertion, Verilog, C/C++, assembly, Perl, Python, or shell scripts
Tools: RTL linters, simulators, synthesizers, functional formal, functional coverage, team work tools (continuous integration, source control management, issue tracking, etc.), ADL-based generation tools (such as Synopsys ASIP Designer), or software toolchains
Experience with multi-site development is helpful
Written and Verbal communication skills:
Creation, modification and review of documentation: design or verification work plans, engineering quality processes, test scenarios, test reports
Ability to profile the values, requirements, issues, risks, and solutions for engineering works presentation and persuade and compromise for consensus
Ability to follow disciplines describing issues and changes in track systems
Analytical skills:
Analysis of signoff requirements for product releases
Ability to analyze QoR and verification results for major milestone reviews and assessments.
Self-motivated team player with leadership, be able to thrive in a fast-paced engineering envi
Relevant Jobs
-
Senior PCIE/CXL Applications Engineering
Lisbon, Portugal, Porto, Portugal Engineering
-
R&D Engineer – IP Design Flows and Methodologies
Bengaluru, India, Lisbon, Portugal, Porto, Portugal Engineering
-
Solutions Engineering, Staff Engineer
Hyderabad, India Engineering
![Synopsys Hiring Process 1. Apply. As an applicant, your resume, skills, and experience are being reviewed for consideration. 2. Phone screen. Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you and share more about the role. 3. Interview. You will be invited to meet with the hiring team to measure your qualifications for the role. Our interviews are held either in person or via zoom. 4. Offer. Congratulations! You have been selected as a finalist; your recruiter will reach out to propose your offer details. A written offer will soon follow. 5. Onboarding. You will be invited to complete new hire documents to ensure you are set-up and prepared for your first day. 6. Welcome. Your hiring manager, team, and an assigned buddy will help you get acclimated. Over the next few weeks, you will receive communications and engagement invitations that will help ramp you up for your future at synopsys](http://tbcdn.talentbrew.com/company/44408/gst_v1/img/hiring-process-mobile.png)
Available Opportunities
Find the open role that’s right for you.
-
Senior PCIE/CXL Applications Engineering
Lisbon, Portugal, Porto, Portugal Engineering
-
R&D Engineer – IP Design Flows and Methodologies
Bengaluru, India, Lisbon, Portugal, Porto, Portugal Engineering
-
Solutions Engineering, Staff Engineer
Hyderabad, India Engineering
-
Memory Layout Design Engineer
Ho Chi Minh City, Vietnam Engineering
View all job opportunities here
View all job opportunities here