Skip to main content
Link to Home Page Link to Search Page
Search

ASIC Physical Design, Sr Staff Engineer

pin iconPune, Maharashtra India Apply Now
Category: Engineering Hire Type: Employee
Job ID 46959BR Date posted 03/13/2024
In this role, you will be responsible for the Physical Implementation of high speed interface IPs and test-chips, driving all aspects from RTL to GDS including timing and physical sign-off, in close interaction and collaborative team work with multiple functional groups (front end, analog, CAD) and the product team.

As a Sr Serdes Physical Implementation Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112G PAM4 standards. The Mixed-Signal IP organization is seeking a highly motivated individual responsible for the physical implementation of complex Mixed signal IPs and testchips across multiple process technologies with a specific focus on very advanced high speed SERDES platforms.

The successful candidate will have the following:

5 + years of digital or physical design experience with recent contribution to project tape-outs
Strong understanding of the full design cycle from RTL to GDSII, including chip level.
Experience with advanced FinFET nodes, TSMC 16 nanometer or below, including low-power design techniques
A solid engineering understanding of the underlying concepts of digital design and architecture, implementation flows and physical and timing signoff
Development of timing constraints and design architectures to ensure on-time delivery, and to meet or exceed power and area targets
Excellent communication skills, ability to think and communicate at different levels of abstraction, with peer groups as well as customers
Methodology driven with strong software and scripting skills (Perl, Tcl, Python); knowledge of CAD automation methods.
Solid understanding of the challenges inherent in analog/digital interfaces.
Proficient with place and route, synthesis and timing analysis tools – ICC2, Design Compiler, PrimeTime, Fusion Compiler
Proficient with physical verification tools and flows – ICV, Calibre for LVS, DRC, ERC, PERC
Apply Now

Relevant Jobs

Synopsys Hiring Process 1. Apply. As an applicant, your resume, skills, and experience are being reviewed for consideration. 2. Phone screen. Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you and share more about the role. 3. Interview. You will be invited to meet with the hiring team to measure your qualifications for the role. Our interviews are held either in person or via zoom. 4. Offer. Congratulations! You have been selected as a finalist; your recruiter will reach out to propose your offer details. A written offer will soon follow. 5. Onboarding. You will be invited to complete new hire documents to ensure you are set-up and prepared for your first day. 6. Welcome. Your hiring manager, team, and an assigned buddy will help you get acclimated. Over the next few weeks, you will receive communications and engagement invitations that will help ramp you up for your future at synopsys

Available Opportunities

Find the open role that’s right for you.

View all job opportunities here

View all job opportunities here

View More Jobs