Analog Design, Sr Staff Engineer
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Job Description
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are a seasoned Analog Design Engineer with a strong passion for innovation and technology. With a solid background in analog design fundamentals and device physics, you excel at developing high-speed IO designs in advanced technologies. Your expertise in memory interface PHY IPs (DDR/HBM/UCIe) and your familiarity with JEDEC requirements position you as a valuable asset in our team. You are adept at collaborating with cross-functional teams, driving innovation, and ensuring the delivery of high-quality products. Your excellent written, verbal communication, and interpersonal skills enable you to effectively convey complex technical concepts and work seamlessly with colleagues across the globe. You thrive in a dynamic environment where you can leverage your skills to make a significant impact on the development of next-generation technologies.
What You’ll Be Doing:
- Leading the development of next-generation high-speed memory interface PHY IPs (DDR/HBM/UCIe).
- Driving innovation towards high-speed IO designs for memory interface PHY IP in CMOS/FinFET/GAA.
- Collaborating with cross-functional teams across the globe to ensure seamless project execution.
- Ensuring compliance with JEDEC requirements for memory interfaces and standards.
- Implementing and validating ESD and reliability concepts in design processes.
- Focusing on signal integrity and power integrity to enhance product performance.
The Impact You Will Have:
- Accelerating the development and integration of high-speed memory interface PHY IPs.
- Enhancing the performance and reliability of our silicon IP portfolio.
- Driving innovation in high-speed IO designs, setting new industry benchmarks.
- Facilitating cross-functional collaboration to achieve project milestones efficiently.
- Contributing to the successful launch of differentiated products in the market.
- Ensuring that our products meet the highest quality standards and customer expectations.
What You’ll Need:
- BTech/MTech in Electrical Engineering or a related field.
- 8-15 years of experience in analog design and high-speed IO designs in advanced technologies.
- Proficiency in analog design fundamentals and device physics.
- Expertise in high-speed IO designs for memory interface PHY IPs (DDR/HBM/UCIe).
- Knowledge of JEDEC requirements for memory interfaces and standards.
- Understanding of ESD and reliability concepts.
- Familiarity with signal integrity and power integrity.
- Excellent written, verbal communication, and interpersonal skills.
Who You Are:
- A proactive and innovative problem solver.
- A collaborative team player with exceptional communication skills.
- Detail-oriented and committed to delivering high-quality results.
- Able to work independently and manage multiple projects simultaneously.
- Adaptable to fast-paced and dynamic work environments.
The Team You’ll Be A Part Of:
You will be part of a highly skilled and collaborative team of engineers focused on developing cutting-edge memory interface PHY IPs. Our team is dedicated to pushing the boundaries of technology and delivering innovative solutions that meet the evolving needs of our customers. We work closely with cross-functional teams across the globe, ensuring that our products are of the highest quality and performance.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
-
Applications Engineering, Sr Manager
Sunnyvale, California
-
R&D Software Engineer - C++, Python, TCAD Simulation
Hyderabad, India
-
Layout Engineer, Staff
Bengaluru, India
-
Senior DFT Solutions Engineer-10275
Sunnyvale, California
View all job opportunities here
View all job opportunities here
We're proud to receive several
recognitions
Explore the Possibilities
with Synopsys
Follow #lifeatSynopsys