ASIC Physical Design, Sr Staff Engineer
Bengaluru, Karnataka, India Apply Now
Category: Engineering
Hire Type: Employee
Job ID 4940
Date posted 09/16/2024
Has a strong desire to learn and explore new technologies. Demonstrates good analysis and problem-solving skills. Prior knowledge and experience in tools like DC, ICC2, PT-SI is a definite advantage.
Should be a strong team player, excellent communicator as the role involves daily technical interaction with local, US counter parts. He/She will be part of SNPS DDR/HBM/UCIe/Die-to-Die IP implementation team and responsible for the implementation and power signoff of world class DDRs at the cutting edge technology nodes. Timing closure above ~2GHz, mixed signal had macro IP integration, Building the efficient clock trees with very tight skew balancing are some of the challenges as part of day-to-day job. Prior working knowledge in the DDR power signoff would be an added advantage. Should be very hands-on and able to technically lead a team of 4-6 junior engineers towards successful completion of project on-time and with top quality.
Typically requires a minimum of 9+ years of related experience. Possesses a full understanding of specialization area plus working knowledge of multiple related areas. Independently resolves a wide range of issues in creative ways on a regular basis. Customarily exercises independent judgment in selecting methods and techniques to obtain solutions. Performs in project leadership role. Contributes to complex aspects of a project. Determines and develops approach to solutions. Work is independent and collaborative in nature. Provides regular updates to manager on project status. Represents the organization on business unit and/or company-wide projects. Guides more junior peers with aspects of their job. Frequently networks with senior internal and external personnel in own area of expertise.
Should be a strong team player, excellent communicator as the role involves daily technical interaction with local, US counter parts. He/She will be part of SNPS DDR/HBM/UCIe/Die-to-Die IP implementation team and responsible for the implementation and power signoff of world class DDRs at the cutting edge technology nodes. Timing closure above ~2GHz, mixed signal had macro IP integration, Building the efficient clock trees with very tight skew balancing are some of the challenges as part of day-to-day job. Prior working knowledge in the DDR power signoff would be an added advantage. Should be very hands-on and able to technically lead a team of 4-6 junior engineers towards successful completion of project on-time and with top quality.
Typically requires a minimum of 9+ years of related experience. Possesses a full understanding of specialization area plus working knowledge of multiple related areas. Independently resolves a wide range of issues in creative ways on a regular basis. Customarily exercises independent judgment in selecting methods and techniques to obtain solutions. Performs in project leadership role. Contributes to complex aspects of a project. Determines and develops approach to solutions. Work is independent and collaborative in nature. Provides regular updates to manager on project status. Represents the organization on business unit and/or company-wide projects. Guides more junior peers with aspects of their job. Frequently networks with senior internal and external personnel in own area of expertise.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Apply NowRelevant Jobs
- R&D Architect Ottawa, Canada Engineering
- Principal Solutions Engineer Sunnyvale, California Engineering
- Hardware Principal Engineer Rungis, France Engineering
BROWSE JOBS
Find the open role that’s
Find the open role that’s
right for you
- R&D Architect Ottawa, Canada Engineering
- Principal Solutions Engineer Sunnyvale, California Engineering
- Hardware Principal Engineer Rungis, France Engineering
- R&D Engineer, Formality-6482 Hillsboro, Oregon Engineering
View all job opportunities here
View all job opportunities here