R&D Engineering, Staff Engineer - Formality Team
Overview
Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing. They work on assignments like designing, developing, and troubleshooting software, leveraging the state-of-the-art technologies like AI/ML, GenAI and Cloud. Their critical contributions enable world-wide EDA designers to extend the frontiers of semiconductors and chip development.
Job Description
Category Engineering Hire Type Employee Job ID 17372 Remote Eligible No Date Posted 05/13/2026
We Are
At Synopsys, we power the innovations that define the Era of Pervasive Intelligence — from autonomous systems and AI accelerators to the most advanced silicon on the planet. As the leader in EDA, semiconductor IP, and hardware-assisted verification, we partner with the world's most ambitious chip designers to deliver the technology that turns ideas into silicon. Join us and help shape the foundational tooling that the global semiconductor industry depends on every day.
You Are
You are a highly skilled R&D engineer who is energized by working deep in the core internals of a large, mission-critical EDA product. You take pride in writing robust, performant, and maintainable C++ on UNIX/Linux, leveraging modern IDEs and AI-assisted developer environments to accelerate development. You have a deep appreciation for the data structures, memory layouts, and algorithmic choices that determine whether a tool scales gracefully to billion-gate designs and enjoy reasoning about netlist representations, graph traversals, hashing strategies, and the subtle trade-offs between runtime, memory footprint, and capacity.
You communicate clearly and employ a methodical approach to solving complex problems. You see software craftsmanship — clean interfaces, disciplined testing, and measurable improvements — as the foundation of long-term product health.
What You'll Be Doing
- Architect, develop, and own core infrastructure of the Formalityverificationengine.
- Drive runtime, memory, and capacity improvements profiling production designs and re-engineering hotspots to deliver step-function gains.
- Design and hardenparallelarchitecturesto scale equivalence checkingtomodernmulti-core machines.
- Take end-to-end technical ownership of complex customer escalations rooted in layers — reproducing, root-causing, fixing, and adding the safeguards that prevent regression.
- Initiatedesign reviews, raise the bar on code quality and unit-test coverage.
- Collaborate across teams to enable the abstractions needed for future capabilities.
The Impact You Will Have
- Define the structural and performance ceiling of Formality, directly enabling our customers to sign off larger and more complex designs with confidence.
- Strengthen the long-term architectural foundation of a flagship Synopsys product trusted across every major semiconductor company.
- Influence the technical direction of the team through design leadership, mentorship, and a strong example of engineering rigor.
- Help accelerate the tape-out cycles of the chips that power AI, mobile, automotive, and high-performance computing worldwide.
What You'll Need
- BE/B.Techin Computer Science, Electrical, or Electronics Engineering with strong relevant experience, or an MS / PhD in a related discipline.
- 5+ years (BE/B.Tech),3+ years (MS), or 2+ years (PhD) of professional software development experience in large, production C++ codebases, with demonstrated module ownership and technical leadership on non-trivial features.
- Expert command of modern C++, the STL, templates, and idiomatic memory and lifetime management for performance-sensitive systems.
- Strong fundamentals in data structures and algorithms — graphs, hash tables, trees, traversal andBDD— with a track record of applying them to real engineering problems.
- Demonstrated ability to profile, diagnose, and optimize for runtime, memory, and scalability on multi-million-instance workloads.
- Working knowledge of HDLs (Verilog /SystemVerilog/ VHDL) and digital design fundamentals; familiarity with synthesis, equivalence checking, or related EDA flows is strongly preferred.
- Comfort with TCL, Python, and shell scripting for tool infrastructure, regressions, and developer tooling.
- Exposure to AI-assisted developer tools such as Cursor or GitHub Copilot, and a curiosity for adopting modern productivity practices.
- Excellent written and verbal communication, with the ability to lead technical discussions across teams.
Who You Are
- A systems thinker who understands how a small change deep in thesystemripples through the entire product.
- A disciplined engineer who values measurement over intuition and tests over hope.
- A mentor and collaborator who lifts the technical quality of everyone around you.
- A pragmatic problem-solver who balances long-term architecture with short-term delivery.
- A continuous learner who keeps pace with advances in C++ and EDA methodology.
The Team You'll Be A Part Of
You will join the Formality R&D team — the group responsible for the structural backbone of one of the industry's most established formal equivalence checking tools. We own the data, the infrastructure, and the performance characteristics that every other Formality capability is built upon. The team values deep technical ownership, careful engineering, and a culture where strong opinions are tested against data. You will work alongside experienced engineers solving problems at the limits of design size, with broad exposure to formal verification, synthesis, and large-scale software systems.
Rewards and Benefits
Synopsys offers a comprehensive total rewards package covering health, wellness, financial well-being, and long-term career growth. Specifics of compensation, equity, and benefits applicable to this role will be shared by your recruiter during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
-
Senior Power Integrity/EMIR engineer
Ho Chi Minh City, Vietnam
-
ZeBu Backend Floorplanning Internship
Hsinchu, Taiwan
-
Applications Engineering, Architect- Emulation
Bengaluru, India
-
R&D Engineering, Staff Engineer - Formality Team
Bengaluru, India
View all job opportunities here
View all job opportunities here