Lead ASIC Digital Design Verification (Full Chip & IP Verification)

Lead ASIC Digital Design Verification / Full Chip & IP Verification
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are a highly motivated and detail-oriented verification engineer with a passion for ensuring the functionality and reliability of advanced semiconductor technologies. You possess a strong background in digital verification and have a keen understanding of analog and mixed-signal (AMS) verification flows. With 4-8 years of experience in design and verification for leading-edge Digital SOC chip design and IP development, you bring expertise in areas such as Digital Verification, AMS Verification with Verilog A, and RNM (Real Number Modeling). You thrive in a collaborative environment, working seamlessly with cross-functional teams to achieve top-level integration and verification goals. You are committed to continuous learning and eager to take on technical leadership roles, guiding teams to intercept TQV and other swim lanes for top-level integrations. Your knowledge of System Verilog, foundry PDKs, and SOC Design flow sets you apart, and you are ready to contribute to the success of Synopsys' Sensor IP business unit.
What You’ll Be Doing:
- Leading the digital verification flow for PVT Sensor Digital Verification.
- Setting up and managing AMS Verification and front-end Integration for MSIPs.
- Developing and supporting next-generation analog, digital, and mixed-signal IPs.
- Ensuring all blocks are verified for behavioral and functionality from top-level integration.
- Collaborating with a team to intercept TQV and other swim lanes for top-level integrations.
- Implementing mixed-mode simulations with significant improvements in execution time.
The Impact You Will Have:
- Enhancing the reliability and performance of semiconductor lifecycle management solutions.
- Accelerating the integration of intelligent in-chip sensors and analytics capabilities.
- Optimizing performance, power, area, schedule, and yield for cutting-edge technology products.
- Reducing risk and time-to-market for differentiated products.
- Contributing to the development of Synopsys' next-generation analog, digital, and mixed-signal IPs.
- Supporting the growth and success of Synopsys' Sensor IP business unit.
What You’ll Need:
- BS or MS degree in Electrical Engineering, Computer Science, or Computer Engineering.
- 4-8 years of experience in design and verification for leading-edge Digital SOC chip design and IP development.
- Expertise in Digital Verification and/or AMS Verification with Verilog A and RNM.
- Proficiency in System Verilog and RNM (Real Number Modeling).
- Understanding of latest foundry PDKs and their usage in FE & BE flows.
Who You Are:
- A detail-oriented and highly motivated verification engineer.
- A collaborative team player with excellent communication skills.
- A continuous learner eager to stay updated with industry trends and technologies.
- A leader capable of guiding and mentoring teams to achieve verification goals.
- A problem-solver with strong analytical and debugging skills.
The Team You’ll Be A Part Of:
You will be a key member of Synopsys' rapidly expanding Sensor IP business unit, working with a team of experts dedicated to developing and verifying next-generation analog, digital, and mixed-signal IPs. The team focuses on integrating intelligent in-chip sensors and analytics capabilities to enhance semiconductor lifecycle management solutions. Together, you will contribute to the success of Synopsys' innovative technology products, driving the future of the semiconductor industry.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Apply NowRelevant Jobs
-
ASIC Digital Design Intern
Wuhan, China
Interns/Temp
-
ASIC Digital Design Intern
Wuhan, China
Interns/Temp
-
CAD Engineering, Sr Engineer
Bengaluru, India
Engineering
Find the open role that’s
right for you
-
ASIC Digital Design Intern
Wuhan, China
-
ASIC Digital Design Intern
Wuhan, China
-
CAD Engineering, Sr Engineer
Bengaluru, India
-
Solutions Engineering, Architect
Bengaluru, India
View all job opportunities here
View all job opportunities here