Senior Analog Mixed Signal Layout Design Engineer - 4443

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you. Our Silicon IP business is all about integrating more capabilities into an SoC—faster.

We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

Analog & MS Physical Design, Senior Engineer 

The “R&D Professional” team has broad understanding in mixed-signal design, implementation, firmware and verification. The team has experience in both back-end and front-end ASIC development flows with a mandate to provide targeted support for UCIe, mixed-signal High-Bandwidth Memory (HBM) and DDR PHY IP customers. We are looking for a candidate to join the team to help with back-end and custom circuit tasks. The ideal candidate will specialize in one of the following, experience in multiple areas would be a bonus:

• Custom Circuit Design
• Synopsys – Custom Compiler, ICVWB
• Synopsys – ICV (LVS, DRC, ERC)
• Calibre (LVS, DRC, ERC)
• Spice, PERC
• VHDL, Verilog, System Verilog

The diversity of tasks allow each team member to develop new skills and learn about all aspects of our PHY design. The main focus of the team is to support the application engineers solving customer problems, usually requiring deep investigations into the design. When not working on customer questions we use our knowledge to drive product improvements. Experience with HBM or DDR protocols is a definite asset but not mandatory. Your tasks will be adapted to your skills and development and will include some or all listed below.

Main responsibilities:

• Interact with and, in some instances, visit customers
• Provide guidance to customers on PHY implementation tasks
• Participate in the generation of data books, application notes, and white papers
• Perform constraint development and physical design activities
• Other related duties as assigned by the manager

Key Qualifications:

• BSEE degree or Applied Science degree (or equivalent) with 2+ years of related experience
• Excellent communication and presentation skills

The base salary range across the U.S. for this role is between $97,000-$145,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.