Skip to main content

Join our Talent Community! Click here.

Search Jobs

DFT engineer staff level

pin icon Da Nang, Da Nang, Vietnam Apply Now
Category: Engineering Hire Type: Employee
Job ID 5531 Date posted 09/16/2024
Job Descriptions
  • Define and implement DFT architecture of IP design
  • Do SCAN insertion and ATPG simulation (with and without timing)
  • Analyze and improve test coverage
  • STA DFT timing constraints develop and analysis
  • Make DFT integration guidelines to SoC level
  • Complete all design quality checks and data quality checks
  • Do FMEDA, DFMEA analysis and report.
  • Locate in Da Nang
Skills Requirements:
  • BS/MS/PhD in Electronics Engineering, Electromechanics, Telecommunications.
  • 5+ years of experience in DFT design
  • Strong knowledge of DFT architectures & methodologies which includes Scan insertion, ATPG, JTAG, etc
  • Have knowledge in FUSA, ISO26262, FMEDA, DFMEA is a big plus
  • Strong debug skills and demonstrated experiences in Perl /TCL/Python scripting is a plus
  • Strong skill with design tools: Synopsys Design Compiler,  VCS, Formality, TetraMAX
  • Design experience in MBIST ,LBIST and Analog DFT is an added advantage.
  • Highly responsible, result oriented
  • Good English communication both verbally and in writing
  • Great team player, willing to support others
  • Self-motivated and highly enthusiasm in technology and solving problems

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

 Apply Now

Relevant Jobs

BROWSE JOBS

Find the open role that’s
right for you

View all job opportunities here

View all job opportunities here

View All Jobs