ASIC Digital Design Engr, Sr II
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Job Description
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
We are looking for ASIC Digital Design Engineer to join Synopsys Solution Group, DDRPHY IP team to innovate and develop the latest world-class market-leading DesignWare DDRPHY IP solution. DDR IP is a staple of the mixed-signal IP market, and Synopsys is the leading provider of these products. The DDR IP team is developing both digital and analog components that work together to create a high-performance, high-bandwidth, low-latency, and low-power product for current and next-generation technologies.
Responsibilities:
- Low Power Digital microarchitecture analysis, definition, and documentation
- RTL logic design, debug, and verification for best timing, area, and power
- Conduct power analysis flow, generate and analyze data for power and clock gating efficiency
- Lead and drive effort to reduce power and improve clock gating efficiency
Required Skills:
- BS/MS in Electronics Engineering with at least of 5 years of design experience
- Experience with synthesizable Verilog and System Verilog design concepts and implementation
- Experience with front-end design flows such as linting, synthesis, timing investigation and closure, cross-domain clocking, DFT, and power optimization techniques
- Exhibit excellent communication skills and be self-motivated
- Understanding of DDR memory and DDRPHY architecture is a plus
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
#LI-JW4
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
- ASIC Digital Verification, Principal Engineer Bengaluru, India
- EMEA People Shared Services Manager Porto Salvo, Portugal
- R&D Engineering, Staff Engineer - VIP Verification Delhi, India
- ASIC Digital Design, Sr Engineer Wuhan, China
View all job opportunities here
View all job opportunities here
An award-winning culture powered by
our world class team
Explore the Possibilities
with Synopsys
Follow #lifeatSynopsys