Senior SerDes Platform System Architect
Overview
Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing. They work on assignments like designing, developing, and troubleshooting software, leveraging the state-of-the-art technologies like AI/ML, GenAI and Cloud. Their critical contributions enable world-wide EDA designers to extend the frontiers of semiconductors and chip development.
Job Description
Category Engineering Hire Type Employee Job ID 18973 Remote Eligible No Date Posted 10/06/2026
We Are
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are
You are a senior technical leader in high-speed communication systems with strong experience in SerDes and PHY development. You combine deep system-level understanding with the ability to guide technical direction, connect architecture intent with execution, and influence decisions across complex engineering work.
You are comfortable working across multiple teams and you bring the judgment to surface tradeoffs, risks, and priorities early. You are curious, rigorous, and practical, with a strong sense of ownership and a drive to improve both technical quality and execution clarity.
What You’ll Be Doing
- Provide system-level technical leadership for assigned platforms and high-speed communication solutions
- Connect system architecture, technical execution, and signoff readiness to drive stronger technical outcomes
- Guide discussions on technical tradeoffs, platform behavior, assumptions, constraints, and risks
- Contribute system- and signoff-informed insight to architecture reviews and key platform decisions
- Strengthen technical ownership, execution predictability, and cross-functional alignment across the product-development flow
The Impact You Will Have
- Shape stronger system-level technical decisions across advanced SerDes platforms
- Improve the connection between architecture goals and execution outcomes
- Increase technical clarity, risk visibility, and decision quality across complex projects
- Help drive more robust and predictable platform-readiness and signoff practices
- Contribute to Synopsys’s continued technical leadership in high-speed communication systems
What You’ll Need
- M.Sc. or Ph.D. degree in Electrical Engineering or a related field
- Strong experience in SerDes, PHY development, or closely related high-speed communication domains
- Strong system-level technical understanding and the ability to connect detailed engineering work to broader platform behavior
- Experience solving complex technical problems across multiple stakeholders and competing constraints
- Strong ability to assess tradeoffs, identify risks, and guide technical decisions with clarity
- Excellent analytical, problem-solving, and technical communication skills
- Programming or analysis experience in MATLAB, Python, or similar tools is an advantage
- Experience in PHY analog design or strong technical exposure to analog-design-driven PHY development is highly valued
Who You Are
- A strong technical leader with a clear ownership mindset
- Comfortable influencing across teams and disciplines while staying technically grounded
- Structured and thoughtful in how you approach complex engineering challenges
- A clear communicator who makes technical topics understandable and actionable
- Collaborative, curious, and committed to high standards of technical quality
The Team You’ll Be A Part Of
You will join our innovative and multidisciplinary system architecture team, where we are at the forefront of high-speed SerDes technology. Our team works on cutting-edge ICs up to 64Gbps, both in NRZ and PAM4 modulation formats. We collaborate closely to develop and refine SerDes models, optimize designs, and ensure the highest performance and reliability of our products. Together, we drive innovation in the semiconductor industry and shape the future of high-speed communication systems.
Rewards and Benefits
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
-
Senior Manager, Analog Methodology & AI Innovation
Boxborough, Massachusetts
-
Analog Methodology Architect & AI Enthusiast
Boxborough, Massachusetts
-
Senior SerDes Platform System Architect
Porto Salvo, Portugal
-
Senior Serdes System Architect
Porto Salvo, Portugal
View all job opportunities here
View all job opportunities here