ASIC Digital Design, Sr Staff Engineer
Wuhan, Hubei, China Apply Now
Category: Engineering
Hire Type:
Job ID 5160 Base Salary Range Date posted 09/16/2024
We are looking for a senior verification engineer to join us to develop the leading-edge interface digital IP.
Responsibilities:
Apply Now
Responsibilities:
- Understand customer requirements, understand protocols, and write test plans and verification schemes on this basis.
- Build testbench and testcase, execute the test according test plan and flow.
- Define function coverage and assertions, analyze the function coverage and code coverage, and make improvement to meet criteria.
- Lead or guide Junior engineers to complete the verification task.
- Bachelor’s and/or master’s degree in electrical and/or Electronic Engineering, Computer Engineering or Computer Science.
- Minimum 8 years of IP and/or ASIC Verification experience is required.
- Knowledge in USB, PCI Express, Ethernet protocols.
- Good verbal and written communication skills in English.
- High degree of self-motivation and personal responsibility.
- Independently built UVM-based test bench
- ASIC/SoC tape-out from concept to full production.
- Scripting languages (Tcl, Perl, Python etc.)
- Silicon debug and FPGA/hardware troubleshooting skills
Relevant Jobs
- R&D Engineering, Principal Engineer--6575 Hillsboro, Oregon Engineering
- ASIC Digital Design Intern Ha Noi Hanoi, Vietnam Interns/Temp
- Staff Analog Design Engineer - 5111 Located in Boxborough, MA Boxborough, Massachusetts Engineering
Available Opportunities
- R&D Engineering, Principal Engineer--6575 Hillsboro, Oregon Engineering
- ASIC Digital Design Intern Ha Noi Hanoi, Vietnam Interns/Temp
- Staff Analog Design Engineer - 5111 Located in Boxborough, MA Boxborough, Massachusetts Engineering
- FP&A Finance Analyst Hillsboro, Oregon Finance
View all job opportunities here
View all job opportunities here