Analog Methodology Engineer, Staff
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Job Description
Our Solution IP group is ramping up high-performance computing (HPC) demand, therefore we are looking for an enthusiastic applicant to join our team. You will be working with a cross functional team of analog and mixed signal circuit designers from a wide variety of backgrounds on design and methodology. This position requires hands on experience with transistor level simulations, reliability analysis, static timing analysis (STA) tools, a vast knowledge of mixed signal circuit design principles, a deep understanding of silicon IP release requirements, strong scripting skills to automate flows and the ability to lead and train junior engineers to become experts with new methodologies.
Key Qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or similar technical field
- BSEE degree and 12-15 years of experience in IC design, or MSEE (or PhD) with 10-12 years of experience.
- Extensive programming skills in languages such as Python, Perl, TCL and C/C++
- Ability to provide automation for rapid and dynamic design needs is highly sought-after
- Extensive knowledge of Analog & Mixed-Signal circuit design
- Design experience in high speed PHY such as DDR, HBM or SERDES
- Proficiency with spice simulators including HSPICE, Finesim and XA
- Deep knowledge on DC/AC/Transient, Cross corners PVT, Static & Dynamic CCK, Equivalency checks, Aging, EMIR/SHE Reliability analysis, MonteCarlo simulations
- Experience with STA and cell characterization such as Nanotime, Primetime, SiliconSmart
- Understanding of behavioral Verilog models & experience in SystemVerilog for AMS circuits
- Knowledge in Perforce and/or regressions is a plus
- Exposure and working knowledge preferably with Synopsys tools like DC, PT, PT-SI and ICC2
- Prior working knowledge in the DDR/SERDES PHY level timing closure, implementation would be an added advantage
- Candidate with Machine Learning paradigms/techniques understandings with knowledge of applying it in modeling, circuit design flow & simulations is desirable
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP: predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
- HAPS Application Engineer( FPGA) Shanghai, China
- Applications Engineering, Staff Engineer Yongin-si, South Korea
- Digital Design Verification Engineering Internship Nepean, Canada
- R&D Engineer - TCAD Hillsboro, Oregon
View all job opportunities here
View all job opportunities here
An award-winning culture powered by
our world class team
Explore the Possibilities
with Synopsys
Follow #lifeatSynopsys