ASIC Digital Design, Staff Engineer
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Job Description
The candidate will be part of the R&D in Solutions Group at our Bangalore Design Center, India. The position offers learning and growth opportunities. This is a Technical Individual Contributor role and offers challenges on technically challenging IP Cores in a role that will include IP design for the latest specifications. Job Description The candidate will be part of the Synopsys IP Design R&D team at Synopsys. He /She will be expected to specify, design/architect and implement state-of-the-art Synopsys family of synthesizable cores and perform Design tasks for the IP cores. He/ She will work closely with Verification team and be part of a global team of expert Design Engineers. Will be working on the next generation connectivity protocols for Commercial, Enterprise and Automotive applications Job role will have a combination of Architecture/Micro-Architecture development for the given specification, RTL coding, Implementation flows clean-up, debugging, document update and meeting quality metric goals. Requirements: Must have BSEE in EE with 5+ years of relevant experience or MSEE with 4+ years of relevant experience in the following areas: - Must have experience in RTL coding, architecture and Mirco-architecture development or the given specification, CDC analysis, debugging waveforms, and meeting quality metric goals. - Knowledge of one or more of protocols: MIPI-I3C/UFS/Unipro, AMBA (AMBA2, AXI), SD/eMMC, Ethernet, DDR, PCIe, USB - Experience with MIPI UFS and Unipro protocols is a significant plus. - Familiarity with HDLs such as Verilog and scripting languages such as Perl, TCL, Python is highly desired. - Exposure to IP design and verification processes is an added advantage. - There will be strong focus on quality RTL driven methodology. So, the corresponding mindset is a must. - It is essential that the individual has good written and oral communication skills and can demonstrate good analysis, debug and problem solving skills and show high levels of initiative. This position requires prior industry experience and is not open for college fresh grads. Location: Bengaluru |
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
- Silicon Debugging Engineer, Sr Staff Yerevan, Armenia
- ASIC Digital Design - SerDes | Master Thesis Internship Pavia, Italy
- Analog Design Engineer Wuhan, China
- Staff R&D Engineer Aschheim, Germany
View all job opportunities here
View all job opportunities here
An award-winning culture powered by
our world class team
Explore the Possibilities
with Synopsys
Follow #lifeatSynopsys