ASIC Digital Design (DFT/Scan) - 16907
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Job Description
Category Engineering Hire Type Employee Job ID 16907 Base Salary Range $166000-$249000 Remote Eligible No Date Posted 04/09/2026
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You bring extensive experience in ASIC digital design, with deep knowledge of DFT and scan methodologies. You’re a technical leader, adept at collaborating across teams and mentoring others. You thrive in complex environments, solving challenges and ensuring quality, reliability, and testability in silicon products. Your communication skills and attention to detail set you apart, and you enjoy working in a diverse, innovative team.
What You’ll Be Doing:
- Architecting and implementing DFT/scan solutions for ASICs.
- Defining and executing test strategies with cross-functional teams.
- Integrating scan insertion and ATPG flows.
- Mentoring engineers in DFT best practices.
- Optimizing RTL for scan readiness.
- Collaborating with manufacturing partners to improve yield.
The Impact You Will Have:
- Advance Synopsys’ ASIC quality and reliability.
- Accelerate test development and silicon delivery.
- Boost yield and manufacturability.
- Drive innovation in scan architecture.
- Empower team growth and expertise.
- Support industry-leading chip solutions.
What You’ll Need:
- Expertise in ASIC digital design and RTL coding.
- Strong background in DFT/scan architecture and ATPG.
- Experience with scan tools (e.g., Synopsys, Mentor, Cadence).
- Knowledge of silicon manufacturing and yield optimization.
- Leadership and mentoring abilities.
Who You Are:
- Analytical and detail-oriented.
- Collaborative and communicative.
- Proactive leader.
- Continuous learner.
The Team You’ll Be A Part Of:
Join a collaborative team of ASIC and DFT experts in Hillsboro, Oregon, focused on delivering high-performance and testable silicon solutions.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits. Your recruiter will provide more details about salary and benefits during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
-
ASIC Digital Design (DFT/Scan) - 16907
Hillsboro, Oregon
-
Memory PHY Power Architect - 16072
Sunnyvale, California
-
Salesforce Developer
Bengaluru, India
-
Technical Document Control and Methods Specialist (Electronic)
Rungis, France
View all job opportunities here
View all job opportunities here