ASIC Digital Design, Architect/ Principal Engineer 8682

We Are:

 At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Our group develops silicon IPs (PCIe/Ethernet/USB PHYs) which help customers in integrating more capabilities into an SoC—faster. Plus meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

You Are:
You are a driven and experienced Principal Engineer with a passion for ASIC architecture and digital design verification. You thrive in a fast-paced, innovative environment and are eager to contribute to the development of cutting-edge technologies that shape the future. With a strong background in mixed signal digital design and verification, you are adept at working with multiple clock and reset domains. Your expertise in Verilog RTL coding, digital signal processing, and SERDES, combined with your excellent communication skills, makes you an ideal candidate for this role. You are self-motivated, proactive, and capable of delivering high-quality designs while meeting tight deadlines. You excel in resolving complex issues with innovative solutions and exercise sound judgment in selecting methods and techniques to achieve the best outcomes.

What You’ll Be Doing:
 * Defining and developing ASIC RTL design and verification at chip level and/or block level.
 * Creating and validating complex system-level test-benches using UVM.
* Collaborating with design groups and customer support teams to ensure seamless integration and functionality.
 * Applying theoretical and practical knowledge of digital signal processing and SERDES, including data recovery circuits.
 * Resolving synthesis design constraints, STA issues, and gate-level simulation failures.
 * Defining Clock/Reset domain crossing design constraints and evaluating violations using CDC/RDC tools.

The Impact You Will Have:
 * Enabling our customers to integrate more capabilities into their SoCs faster and more efficiently.
* Ensuring the delivery of high-performance, reliable, and innovative silicon IPs to market.
 * Contributing to the advancement of technologies that power the Era of Smart Everything.
 * Enhancing the performance, power, and size efficiency of target applications.
 * Reducing the risk and time-to-market for differentiated products.
* Driving continuous technological innovation through your expertise and proactive problem-solving.

What You’ll Need:
 * BSEE or MSEE (preferred) with industry experience in mixed signal digital design and verification.
 * Strong experience in Verilog RTL coding or modeling of analog blocks.
 * Proficiency in writing complex system-level test-benches in UVM.
 * Good theoretical and practical knowledge of digital signal processing and SERDES, including data recovery circuits.
 * Experience in defining synthesis design constraints and resolving STA issues.
 * Excellent communicator with strong interpersonal skills, capable of interacting effectively with design groups and customer support teams.
 * Self-motivated and proactive, with a strong commitment to high-quality design and meeting tight deadlines.
 * Innovative problem-solver with a keen ability to resolve complex issues using sound judgment.
 * Adaptable and flexible, capable of thriving in a dynamic and fast-paced environment.
* Detail-oriented with a strong analytical mindset and a passion for continuous learning and improvement.

The Team You’ll Be A Part Of:
You will be part of a dynamic and collaborative team focused on developing cutting-edge silicon IPs. Our team is dedicated to pushing the boundaries of technology and innovation, working together to deliver high-performance solutions that meet the unique needs of our customers. We value creativity, teamwork, and a commitment to excellence, and we are excited to welcome a new member who shares our passion for driving the future of technology.

Rewards and Benefits:
 We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

 #LI-NK4

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.