ASIC Digital Design, Program Manager (Principal Engineer) - 13513
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Job Description
Category Engineering Hire Type Employee Job ID 13513 Remote Eligible No Date Posted 04/12/2025
We Are:
At Synopsys, we are the driving force behind the innovations that shape our world. Our technology is at the heart of the Era of Pervasive Intelligence, from self-driving cars to learning machines. As leaders in chip design, verification, and IP integration, we empower the creation of high-performance silicon chips and software content. Join us in transforming the future through continuous technological innovation.
You Are:
You are a strategic thinker with a passion for digital design and verification. With a solid understanding of digital design concepts like RTL, testbenches, synthesis constraints, and timing models for mixed-signal blocks, you excel in technical discussions and summarizing key points for executive roll-ups. Your familiarity with Verilog and System Verilog, coupled with knowledge of PCIe and Ethernet protocols, specific to PHY or link layer, makes you an invaluable asset. You thrive in environments where your technical insights drive clarity and structure, and your strong organizational and communication skills help lead multiple tasks across various projects. You are eager to learn new skills and excited to explore new technologies, making you a dynamic team player.
What You’ll Be Doing:
- Understand the digital design, verification, firmware, emulation, and silicon testing flows for HPC SERDES IPs, and drive improvements.
- Collaborating closely with multiple product owners to identify resourcing requirements, prioritize key initiatives, track progress, and create executive summaries for Synopsys and Customer management.
- Driving efficiency improvement initiatives in the SERDES digital organization, working closely with IPG and TPG counterparts.
- Engaging in silicon debugging and handling customer communication in case of escalations.
- Scripting in Python/Perland efficiently prompting AI agents for flow automations.
The Impact You Will Have:
- Contributing to the success of Synopsys by aligning and enforcing common development practices across all HPC SERDES products.
- Driving alignment and clarity among project teams, accelerating innovation and delivery.
- Influencing global standards in digital design and mixed-signal co-simulations through robust technical strategies.
- Empowering teams to resolve technical challenges and reach milestones efficiently.
- Fostering a collaborative and inclusive engineering culture.
What You’ll Need:
- Expertise in digital design concepts: RTL, testbenches, synthesis constraints, CDC, and timing models for mixed-signal blocks.
- Proficiency in Verilog and System Verilog.
- Knowledge of PCIe and Ethernet protocols, specific to PHY or link layer.
- Strong scripting skills in Python/Perl and the ability to efficiently prompt AI agents for flow automations.
- You excel in technical discussions and summarizing key points for executive roll-ups
- Strong organizational skills to track multiple tasks across various projects.
- Excellent communication skills to drive meetings, confidently challenge decisions, and summarize key points for executive roll-ups.
- Experience in silicon debugging and handling customer communication in case of escalations, is a plus.
- Eagerness to learn new skills and excitement to explore new technologies.
Who You Are:
- Collaborative, diplomatic, and skilled at building consensus.
- Effective communicator with the ability to align diverse teams.
- Detail-oriented and strategic in approach.
- Passionate about continuous improvement and innovation.
- Committed to fostering an inclusive and diverse environment.
The Team You’ll Be A Part Of:
You’ll join a multidisciplinary engineering team focused on delivering advanced silicon IP solutions. The team values mentorship, collaboration, and continuous improvement, creating an environment where diverse perspectives drive collective success.
Preferred candidates will be in-office, but we are open to part-time remote work (3 or more days in the office).
Join us in shaping the future through technological innovation at Synopsys!
#LI-NK4
Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
-
Layout Design, Sr Engineer
Gdansk, Poland
-
Intern
Pune, India
-
Senior Application Engineer
Seoul, South Korea
-
ASIC Digital Design, Program Manager (Principal Engineer) - 13513
Mississauga, Canada
View all job opportunities here
View all job opportunities here