R&D Engineering, Sr Engineer - UVM and GenAI Engineer
Noida, Uttar Pradesh, India Apply NowUVM and GenAI Engineer - Automatic Testbench Generation
Job Summary:
We are seeking an experienced and skilled UVM and GenAI Engineer to join our team. The successful candidate will be responsible for developing innovative solutions using Generative AI to automatically generate testbenches for complex digital designs. The ideal candidate will have a strong background in UVM, digital design verification, and AI/ML.
Key Responsibilities:
- Develop and implement Generative AI algorithms to automatically generate testbenches for digital designs
- Collaborate with the design and verification teams to identify areas where AI-generated testbenches can improve verification efficiency and effectiveness
- Design, develop, and maintain UVM-based testbenches for complex digital designs
- Work with cross-functional teams to integrate AI-generated testbenches into the existing verification flow
- Develop and maintain scripts and tools to automate the testbench generation process
- Stay up-to-date with the latest developments in UVM, GenAI, and digital design verification
- Participate in code reviews and contribute to the improvement of the team's verification methodologie
Requirements:
- Bachelor's/Master's degree in Computer Science, Electrical Engineering, or related field
- 6+ years of experience in digital design verification, with a focus on UVM-based testbenches
- Strong knowledge of UVM, SystemVerilog, and digital design principles
- Experience with AI/ML frameworks and tools, such as PyTorch, TensorFlow, or Keras
- Programming skills in languages such as Python, C++, or SystemVerilog
- Experience with version control systems, such as Git
- Strong problem-solving skills, with the ability to work independently and collaboratively
Nice to Have:
- Experience with Generative AI algorithms and techniques, such as GANs, VAEs, or Transformers
- Knowledge of digital design languages, such as VHDL or Verilog
- Experience with cloud-based AI platforms, such as AWS SageMaker or Google Cloud AI Platform
- Familiarity with Agile development methodologies
What We Offer:
- Competitive salary and benefits package
- Opportunity to work on cutting-edge AI technology and digital design verification
- Collaborative and dynamic work environment
- Professional development and growth opportunities
- Flexible working hours and remote work options
If you are a motivated and talented individual with a passion for UVM, GenAI, and digital design verification, please submit your resume and a cover letter explaining why you are the ideal candidate for this role.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Apply NowRelevant Jobs
- R&D Engineering, Staff Engineer Shanghai, China Engineering
- Sr. Director, US Government Affairs Washington, DC Legal
- ASIC Digital Verification Engineer Porto Salvo, Portugal Engineering
Find the open role that’s
right for you
- R&D Engineering, Staff Engineer Shanghai, China
- Sr. Director, US Government Affairs Washington, DC
- ASIC Digital Verification Engineer Porto Salvo, Portugal
- Sales Director - Hardware Assisted Verification Austin, Texas
View all job opportunities here
View all job opportunities here