Senior Layout Design Engineer
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Job Description
Alternate Job Titles:
- Senior Layout Design Engineer
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are a talented and motivated Layout Design Engineer with a passion for Analog Mixed-Signal layout and verification. With over 2 years of experience in the field, you possess a deep understanding of CMOS and FinFET layouts and process technology, particularly in 28nm and smaller nodes. Your expertise extends to advanced tool usage, floor-planning, and routing, and you have a keen eye for detail when it comes to ESD and latchup layout design considerations. You are well-versed in the ASIC physical design flow, including LEF generation, top-level verification flow, DRC/LVS, and LPE. Your knowledge of EM and IR considerations, DFM, and other critical design aspects makes you an invaluable asset to any team. While scripting skills for layout automation are a plus, your excellent written and verbal communication skills ensure effective interactions with internal development teams.
What You’ll Be Doing:
- Designing and verifying Analog Mixed-Signal layouts, with a focus on high-speed SerDes IPs.
- Utilizing advanced tools for floor-planning and routing to optimize layout designs.
- Applying deep submicron effect mitigation techniques to ensure design robustness.
- Generating LEF files and integrating them into the top-level verification flow.
- Conducting DRC, LVS, and LPE to ensure layout compliance and performance.
- Collaborating with internal teams to address ESD and latchup design considerations.
- Implementing EM and IR considerations to maintain design integrity.
- Leveraging scripting skills to automate repetitive layout tasks, enhancing efficiency.
The Impact You Will Have:
- Contributing to the development of industry-leading Analog Mixed-Signal IPs.
- Ensuring the robustness and reliability of high-speed SerDes designs.
- Optimizing layout designs to achieve superior performance and manufacturability.
- Enhancing the overall quality and compliance of ASIC physical designs.
- Facilitating seamless integration of layout designs into top-level verification flows.
- Driving innovation through effective collaboration and communication with internal teams.
What You’ll Need:
- BTech/MTech in Electronics/Electrical Engineering.
- 2+ years of experience in Analog Mixed-Signal layout and verification.
- Proficiency in CMOS and FinFET layouts and process technology (28nm and smaller).
- Advanced understanding of deep submicron effects and mitigation techniques.
- Experience with advanced tool usage, floor-planning, and routing.
- Knowledge of ESD and latchup layout design considerations.
- Familiarity with the ASIC physical design flow, LEF generation, and top-level verification flow.
- Understanding of DRC, LVS, LPE, EM, IR considerations, and DFM.
- Strong scripting skills for layout automation (preferred).
- Excellent written and verbal communication skills.
Who You Are:
- Detail-oriented with a strong analytical mindset.
- A proactive problem solver with a passion for innovation.
- Collaborative and able to work effectively in a team environment.
- Adaptable and capable of handling multiple tasks simultaneously.
- Committed to continuous learning and professional development.
The Team You’ll Be A Part Of:
You will be joining a dynamic and innovative team focused on developing cutting-edge Analog Mixed-Signal IPs. Our team thrives on collaboration, creativity, and a shared commitment to excellence. Together, we tackle complex design challenges and push the boundaries of technology to deliver high-performance solutions.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
- ASIC Digital Verification, Principal Engineer Bengaluru, India
- EMEA People Shared Services Manager Porto Salvo, Portugal
- R&D Engineering, Staff Engineer - VIP Verification Delhi, India
- ASIC Digital Design, Sr Engineer Wuhan, China
View all job opportunities here
View all job opportunities here
An award-winning culture powered by
our world class team
Explore the Possibilities
with Synopsys
Follow #lifeatSynopsys