Skip to main content

Join our Talent Community! Click here.

Search Jobs

R&D Engineering, Staff Engineer - VIP Verification

pin icon Delhi, National Capital Territory of Delhi, India Apply Now
Category: Engineering Hire Type: Employee
Job ID 7248 Date posted 10/30/2024
  • Experience: 4yrs to 8 years
  • Expertise in UVM and System Verilog
     Experience in verification IP modelling with knowledge of test case coding, scoreboard design, assertions, checkers & functional coverage.
  • Involved & played a driving role in the development of reusable Verification environments for at least 2 verification projects using VMM/OVM/UVM methodologies.
  • Protocol experience: Should have experience on UCIe/PCIe/CXL/Unipro/USB/MIPI/HDMI/Ethernet/DDR/LPDDR/HBM memory protocol

  • Job responsibilities:
  • Able to contribute to the development of the VIP
  • Responsible & can be relied on for review sign-off of VIP development and updates from a technical perspective including methodology and protocol functional prospective.
  • Liaison with Architects/methodology experts to achieve resolutions on issues or driving output from an architecture/methodology perspective
  • Locally should be to be "go-to" person on all technical aspects of VIP

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

 Apply Now

Relevant Jobs

BROWSE JOBS

Find the open role that’s
right for you

View all job opportunities here

View all job opportunities here

View All Jobs