Analog Design, Sr Manager
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Job Description
We are seeking an experienced analog design manager to lead our high-performance SERDES IP design team. This senior role will oversee all aspects of analog IP development and execution for cutting-edge SerDes architectures targeting advanced process nodes.
Responsibilities:
- Manage and mentor a team of 8-10 senior analog designers focused on high-speed SerDes IP development across multiple projects
- Define architecture specifications and circuit implementation requirements for next-generation SerDes PHY IPs
- Ensure adherence to project schedules, quality metrics, power/area targets through effective team oversight
- Collaborate with cross-functional teams (digital design, physical design, CAD) to integrate analog IP components
- Partner with process engineering teams to enable robust analog IP across advanced FinFET nodes
- Continuously drive design methodology improvements and adoption of latest EDA tools/flows
- Develop and manage operational plan, including staffing, budgets and resource allocation
- Hire, develop and retain top analog engineering talent through active mentorship
Requirements:
- Bachelor's degree in electrical engineering; advanced degree preferred
-8+ years of experience in analog/mixed-signal IC design with a strong background in SerDes architectures
- 2+ years of people management experience leading high-performance analog design teams
- Proven expertise in high-speed I/O design, architectures, circuits, and layout implementation
- Extensive knowledge of CDR, DFE, CTLE, EQ, decision feedback equalizer design techniques
- Hands-on experience with analog/mixed-signal design flows, tools (Cadence, Synopsys), modeling
- Understanding of FinFET transistor characteristics and design challenges at advanced nodes
- Strong project management skills with the ability to manage multiple priorities
- Excellent communication and people leadership abilities to motivate cross-functional teams
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
-
Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
-
Time Away
In addition to company holidays, we have ETO and FTO Programs.
-
Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
-
Retirement Plans
Save for your future with our retirement plans that vary by region and country.
-
Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Hiring Journey at Synopsys
Find the open role that’s
right for you
- ASIC Digital Verification, Principal Engineer Bengaluru, India
- EMEA People Shared Services Manager Porto Salvo, Portugal
- R&D Engineering, Staff Engineer - VIP Verification Delhi, India
- ASIC Digital Design, Sr Engineer Wuhan, China
View all job opportunities here
View all job opportunities here
An award-winning culture powered by
our world class team
Explore the Possibilities
with Synopsys
Follow #lifeatSynopsys