Search our Job Opportunities at Synopsys

Skip to main content Skip to Search Results Skip to Search Filters

Sort Jobs

Filtered by

Analog Design, Sr Engineer

Hyderabad, India Category: Engineering Posted: 12/17/2025 Job ID: 13753
Analog Design, Staff Engineer

Bengaluru, India Category: Engineering Posted: 12/17/2025 Job ID: 13752
Analog Design, Staff Engineer

Bengaluru, India Category: Engineering Posted: 12/17/2025 Job ID: 13751
Staff Analog Design Engineer

Markham, Canada Category: Engineering Posted: 12/16/2025 Job ID: 13613
Senior Staff Analog Design Engineer

Markham, Canada Category: Engineering Posted: 12/16/2025 Job ID: 13612
Analog Design, Sr Staff Engineer - 13584

Ottawa, Canada Category: Engineering Posted: 12/16/2025 Job ID: 13584
PHY Systems Design Manager

Porto Salvo, Portugal Category: Engineering Posted: 12/16/2025 Job ID: 10198
Analog Design, Staff Engineer

Bengaluru, India Category: Engineering Posted: 12/16/2025 Job ID: 13534
SerDes IP Senior Analog Design Engineer

Bengaluru, India Category: Engineering Posted: 12/16/2025 Job ID: 13506
Analog Design (System Design/ System modelling), Principal Engineer-13381

Mississauga, Canada Category: Engineering Posted: 12/16/2025 Job ID: 13381
Senior System Architect, Analog Design

United States Off-site Category: Engineering Posted: 12/16/2025 Job ID: 13383
Analog Models & Verification Engineer -High-Speed SerDes - 13269

Mississauga, Canada Category: Engineering Posted: 12/16/2025 Job ID: 13269
Analog Design, Principal Engineer

Noida, India Category: Engineering Posted: 12/16/2025 Job ID: 10522
System Design and Validation, Principal Engineer

Mississauga, Canada Category: Engineering Posted: 12/16/2025 Job ID: 13270
DSP /Digital Communication System Designer, Principal- 12689

Ottawa, Canada Category: Engineering Posted: 12/16/2025 Job ID: 12689

BROWSE JOBS

Find the open role that’s
right for you

Master Thesis internship | Resistor less self-biased current source with dynamic element matching Porto Salvo, Portugal
Master Thesis internship | Development of time-domain behavioral model for a ring-oscillator PLL Porto Salvo, Portugal
ASIC Digital IP Design/Verification, Director Dublin, Ireland
DevOps Intern (Final Semester Student) Santiago, Chile

View all job opportunities here

View all job opportunities here